



TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG ,CPU-Memory	3,4
CPU-Power ,CPU-GND	5,6
SO_DDRIII DIMMA1&SO_DDRIII DIMMB1	7,8
PPT-PCI/E/DMI/CLK/USB20	10
PPT-SATA/HOST/GPIO/VGA/CCMOS	11
PPT-SMB/LPC/AUDIO/RTC/SPI	12
PPT-POWER,GND/NVRAM	13,14,15
PCIE Slot /CP STRAPS	16,17,18,19
CLK Buffer - 9DB433	20
SIO-Fintek F71889/80-port/dual BIOS	21,22
AUDIO 898	23
LAN - RTL8111E	24
MARVELL SATA 6G	25
VT6315N-1394	26
DVI/HDMI/VGA/SATA Connector	27,28,29,30
USB3.0 Connector / USB CHARGE	31,32
Rear I/O & USB2.0 Connector	33
FAN /CPU PHASE LED	34
VRD12 - PWM-UP1618	35
POWER METER UP6273	36
UP6275 - 4Phase to 8Phase	37
VRD12-CPU 8Phase Dr.Mos/GPU 2Phase Dr.Mos	38,39
VTT POWER- uP1508- 1Dr.Mos	40
SA POWER- OP+2MOS	41
DDR PWR/PCH PWR - UP1513 1-Phase	42,43
ATX F_Panel/EMI/TPM - ACPI Controller UPI	44,45
XDP / Manual Parts / History / EMI CAP	46,47

# MS-7751

## Intel -MahoBay plamform Z77

ATX

Ver: 2.1

CPU:

System Chipset:

IVY bridge LGA1155

CPU DrMOS \*8 Phase

GFX DrMOS \*2 Phase

Panther Point

Onboard Chip:

PWM:

Other:

SATA Controller: Asmedia ASM1061 6G

HD Audio Codec:ALC898 colay ALC892/887

LAN-INTEL 82579

SIO:Fintek F71889AD

Flash ROM: SPI 64 MB X2

1394: VT6315N

CLK Buffer: 9DB433

VRD12 -UP1618 - 8Phase

SATA3.0 x2+SATA2.0 x4 (PCH)

SATA3.0 x2 (Marvell 88SE9128B1)

USB2.0 \*8

REAL USB3.0 \*2

FRONT USB3.0 \*2

FRONT 1394 \*1

Main Memory:

DDRIII (800/1066/1333/1666MHz) \* 4 (Dual Channel)

ACPI:


UPI

Expansion Slots:

PCI Express (X16) Slot \* 3

PCI Express (X1 ) Slot \* 4

# MS-7751\_2.0 Block Diagram




## Slot Sequence:


<b>PCIE X1</b>	
<b>PCIE X16/X8/X8</b>	(By CPU)
<b>PCIE X1</b>	
<b>PCIE X1</b>	
<b>PCIE X1</b>	
<b>PCIE X0/X8/X4</b>	(By CPU)
<b>PCIE X1</b>	
<b>PCIE X0/X0/X4</b>	(By CPU)

[www.schematic-x.blogspot.com](http://www.schematic-x.blogspot.com)





MICRO-STAR INT'L CO.,LTD		
MS-7751		
Size Custom	Document Description <b>Block Diagram</b>	Rev 2.1
Date: Monday, December 26, 2011	Sheet 2 of 51	












Size Custom	Document Description <b>CPU-Power</b>	Rev 2.1
Date: Monday, December 26, 2011		Sheet 5 of 51










## DDRIII DIMM\_B0




## DDRIII DIMM\_B1













	<b>MICRO-STAR INT'L CO.,LTD</b>		
	<b>MS-7751</b>		
	Size Custom	Document Description <b>CLK GEN4105</b>	Rev 2.1
Date: Monday, December 26, 2011			Sheet 9 of 51






















PCH Straps





Since Pin has strap functionality that requires internal pull-down to be sampled at rising PWROK, following guidelines are required to be followed:  
a) When Used as SATA2GP/SATA3GP for Mechanical Presence detect - Use a weak external pull-up (150K-200K ohms) to Vcc3\_3 OR use 10K external pull-up that is enabled only after PLTRST# de-assertion.  
b) When Used as GP Input (Pin HW default) - Ensure GPI is not driven high during strap sampling window  
When Unused as GPIO or SATA[x]GP - Use 8.2K-10K pull-down to ground.



Since Pin has strap functionality that requires internal pull-down to be sampled at rising PWROK, following guidelines are required to be followed:  
a) When Used as SATA2GP/SATA3GP for Mechanical Presence detect - Use a weak external pull-up (150K-200K ohms) to Vcc3\_3 OR use 10K external pull-up that is enabled only after PLTRST# de-assertion.  
b) When Used as GP Input (Pin HW default) - Ensure GPI is not driven high during strap sampling window  
When Unused as GPIO or SATA[x]GP - Use 8.2K-10K pull-down to ground.



7,8,12,16,18,19,20,22,35,44,45 SMBCLK  
7,8,12,16,18,19,20,22,35,44,45 SMBDATA



MICRO-STAR INT'L CO.,LTD


MS-7751

Size	Document Description	Rev
Custom	PCIE3(X1) & PCIE4(X1) Slots	2.1
Date: Monday, December 26, 2011		Sheet 17 of 51







7,8,12,16,17,19,20,22,35,44,45 SMBCLK SMBCLK  
7,8,12,16,17,19,20,22,35,44,45 SMBDATA SMBDATA

## PCI Express X8 Slot (Share with PCI\_E x16 Slots)









MICRO-STAR INT'L CO.,LTD			
MS-7751			
Size	Document Description		Rev
Custom	Clock Buffer 403D		2.1
Date: Monday, December 26, 2011		Sheet 20 of 51	1









LED Status	Description
★ Tri-state	Current block is A
Sink low	Current block is B
1 Hz pulse	Refreshing from A to B
10 Hz pulse	Refreshing from B to A

## SPI FLASH ROM

Place close to SB.

\*SPI\_CLK & SPI\_MOSI must be length matched to within 500mils.  
\*SPI\_CLK & SPI\_CS0# must be length matched to within 500mils.



Part Number:N31-2051451-H06

BUTTON\_IN

SMBUS ADDRESS	
★ Pull high 1K	0X96
Pull high 100K	0X58

FUNSEL[1:0]	Description
★ 1 1	Auto Mode, using Block A flash as primary BIOS storage device. When an error occurs, it will automatically switch the flash from Block A to Block B.
1 0	Auto Mode, using Block B flash as primary BIOS storage device. When an error occurs, it will automatically switch the flash from Block B to Block A.
0 1	Manual select Block A flash. It won't switch to block B under any circumstance.
0 0	Manual select Block A flash. It won't switch to block B under any circumstance.



LED Status	Description
★ Tri-state	Current block is A
Sink low	Current block is B
1 Hz pulse	Refreshing from A to B
10 Hz pulse	Refreshing from B to A








MICRO-STAR INT'L CO.,LTD

MS-7751

Size	Document Description	Rev
Custom	MULTI BIOS	2.1
Date: Monday, December 26, 2011		Sheet 22 of 51








<b>MICRO-STAR INT'L CO.,LTD</b>			
<b>MS-7751</b>			
Size Custom	Document Description <b>Audio Codec ALC898</b>		Rev 2.1
Date: Monday, December 26, 2011		Sheet 23 of 51	





INTEL LAN 82579

$$V_o = V_{ref} (1 + R_2/R_1) + I_{adj} \times R_2$$

If CLK\_REQ\_N is connected to PCIECLKRQ[1:2]#,  
the CLK\_REQ\_N pull-up resistor should be connected  
to +V3.3s





LAN/PCIE/PCI Wake Up CTRL Circuit



MICRO-STAR INT'L CO.,LTD			
MS-7751			
Size	Custom	Document Description	Rev
Custom		LAN-RTL8111E	2.1
Date:	Monday, December 26, 2011	Sheet	24 of 51






Note: These caps closed to PHY

## ASM1061 SATA6G



## ASM1061 POWER Consumption

	3.3V	1.2V	Power (mW)
Idle (mA)	98.45	212.3	579.645
Busy (mA)	91.1	330.7	697.47



Add- 2011.3.18

SATA\_SPI\_DO don't need pull up (integrated pull-up)  
or pull down for Asmedia recommendation.  
Asmedia suggest that we use spinup by s/w mode for MB or PCI-E Card.

Add- 2011.8.15

If layout not enough space, you can take off EEPROM.





**MICRO-STAR INT'L CO.,LTD**


MS-7751

Size Custom	Document Description <b>ASM1061 SATA 6G</b>	Rev 2.1
Date: Monday, December 26, 2011		Sheet 25 of 51

# 1394 CONTROLLER




## EE PROM



## Rear 1394 port

## Front 1394 pin header



MICRO-STAR INT'L CO.,LTD			
MS-7751			
Size	Document Description	Rev	
Custom	VT6315N-1394	2.1	
Date: Monday, December 26, 2011		Sheet	26 of 51

## DVI level shifter

**VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)**







Table B-1. PCH PCI Express Tx/RX - HDMI Signal Mappings



Port	Digital Display Interface Differential Pairs	HDMI Signals	PCB Digital Display Interface Pins
Port B	DDSP_B_TX0_DN	THDSB_DATA2#	DDPB_0N
	DDSP_B_TX0_DP	THDSB_DATA2	DDPB_0P
	DDSP_B_TX1_DN	THDSB_DATA1#	DDPB_1N
	DDSP_B_TX1_DP	THDSB_DATA1	DDPB_1P
	DDSP_B_TX2_DN	THDSB_DATA0#	DDPB_2N
	DDSP_B_TX2_DP	THDSB_DATA0	DDPB_2P
	DDSP_B_TX3_DN	THDSB_CLK#	DDPB_3N
	DDSP_B_TX3_DP	THDSB_CLK	DDPB_3P
	DDPB_HPD	DDSP_B_HPD0	Hot plug detect used by HDMI Port B.
SDVO_CTRLCLK	HDMI2_CTRL_CLK	HDMI DDC lines for Port B	
SDVO_CTRLDATA	HDMI2_CTRL_DATA		

PERICOM料號: B0B-411LS2C-P22.  
PARADE料號: B0B-081010C-P97.




	"0"	"1"	note
DDC_EN	DDC level shifter disable	DDC level shifter enable	Internal pull-up at ~500K ohm.
RT_EN#	Input 50 ohm termination resistor enable	the input termination ; resistors are set to high impedances	Internal pull-down at ~500K ohm.
OE#	enable	the chip is power down and input termination resistors will be at high impedance.	Internal pull-down at ~500K ohm.
HPD_SINK	disable	enable	Internal pull-down at ~200K ohm; 5V tolerant.
DDCBUF_EN	For DDC level shifting configuration, please refer to Table.		Internal pull-down at ~500K ohm.
REXT			analog current generation.

DDC_EN, DDCBUF_EN, OE#]	DDC Passive Switch	DDC Active Buffer	PC1, PC0		note
1, 0, X	On	Off	00	8 dB	internal pull-down at ~500K ohm.
1, 1, 0	Off	On	01	4 dB	
1, 1, 1	Off	Off	10	12 dB	
0, X, X	Off	Off	11	0 dB	



<b>MICRO-STAR INT'L CO.,LTD</b>			
<b>MS-7751</b>			
Size Custom	Document Description <b>DVI transfer</b>	Rev 2.1	
Date: Monday, December 26, 2011		Sheet 27 of	54


# HDMI level shifter







	"0"	"1"	note
DDC_EN	DDC level shifter disable	DDC level shifter enable	internal pull-up at ~500K ohm.
RT_EN#	Input 50 ohm termination resistor enable	the input termination ; resistors are set to high impedances	internal pull-down at ~500K ohm.
OE#	enable	the chip is power down and input termination resistors will be at high impedance.	internal pull-down at ~500K ohm.
HPD_SINK	disable	enable	internal pull-down at ~200K ohm; 5V tolerant.
DDCBUF_EN	For DDC level shifting configuration, please refer to Table.		internal pull-down at ~500K ohm.
REXT			analog current generation.

[DDC_EN, DDCBUF_EN, OE#]	DDC Passive Switch	DDC Active Buffer
1, 0, X	On	Off
1, 1, 0	Off	On
1, 1, 1	Off	Off
0, X, X	Off	Off

PC1, PC0		note
00	8 dB	Internal pull-down at ~500K ohm.
01	4 dB	
10	12 dB	
11	0 dB	



Port	Digital Display Interface Differential Pairs	HDMI Signals	PCH Digital Display Interface Pins
Port B	DDSP_B_TX0_DN	THD0B_DATA2#	DDPB_0N
	DDSP_B_TX0_DP	THD0B_DATA2	DDPB_0P
	DDSP_B_TX1_DN	THD0B_DATA1#	DDPB_1N
	DDSP_B_TX1_DP	THD0B_DATA1	DDPB_1P
	DDSP_B_TX2_DN	THD0B_DATA0#	DDPB_2N
	DDSP_B_TX2_DP	THD0B_DATA0	DDPB_2P
	DDSP_B_TX3_DN	THD0B_CLK#	DDPB_3N
	DDSP_B_TX3_DP	THD0B_CLK	DDPB_3P
	DDPB_HPDI	DDSP_B_HPDI	Hot plug detect used by HDMI Port B.
	SDVO_CTRLCLK	HDMI_CTRL_CLK	HDMI DDC lines for Port B
	SDVO_CTRLDATA	HDMI_CTRL_DATA	







MICRO-STAR INT'L CO.,LTD		
MS-7751		
Size Custom	Document Description <b>HDMI Connector</b>	Rev 2.1
Date: Monday, December 26, 2011	Sheet 28 of 51	




D-Sub


VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)

Level shift



PLACE CLOSE TO VGA CONNECTOR,  
WITHIN 750 MIL OF PIN






MICRO-STAR INT'L CO.,LTD		
MS-7751		
Size Custom	Document Description VGA Connector	Rev 2.1
Date: Monday, December 26, 2011		Sheet 29 of 51


## SATA1-2

3.0


white



## SATA3-4



## SATA5-6






MICRO-STAR INT'L CO.,LTD




MS-7751

Size	Document Description	Rev
Custom	SATA Connector	2.1
Date:	Monday, December 26, 2011	Sheet 30 of 51

### FRONT USB30 PORT 0,1



### REAR USB30 PORT 2,3




**MICRO-STAR INT'L CO.,LTD**

MS-7751

Size Custom	Document Description <b>USB3.0 Connector</b>	Rev 2.1
Date: Monday, December 26, 2011		Sheet 31 of 51

## 5VDUAL\_USB



SIO GPIO40 Pin7 (I\_VSB3V)

Pin power : I\_3VSB or VBAT  
Register power : I\_3VSB or VBAT  
Register reset : I\_3VSB or VBAT

USB\_CHARGE: (OD)


0: Don't support USB charge and resume.

1: Support USB charge and resume.

1st boot ,H/W default support USB charge.


Update- 2010.7.15

SIO GPIO40




Pin power : I\_3VSB  
Register power : I\_3VSB  
Register reset : I\_3VSB


SIO GPIO25






## USB POWER PORT 0 For USB Charging





## USB POWER PORT 1 For USB Charging



## FRONT USB PORT 0,1







## COLAY remove USB charger ic






MICRO-STAR INT'L CO.,LTD			
MS-7751			
Size	Document Description	Rev	
Custom	USB CHARGE	2.1	
Date: Monday, December 26, 2011	Sheet	32	of 51




# Rear USB Connector






## REAR USB PORT 8,9 (With PS2)






## REAR USB PORT 8,9 (With PS2)




## FRONT USB PORT 8,9




## FRONT USB PORT 10,11



## CPU PHASE LED



## FAN-COUNTROL CIRCUIT




**MICRO-STAR INT'L CO.,LTD**

MS-7751


Size Custom	Document Description <b>FAN /CPU PHASE LED</b>	Rev 2.1
Date: Monday, December 26, 2011		Sheet 34 of 51



## VRMPWRGD LEVEL SHIFT




POWER METER




MICRO-STAR INT'L CO.,LTD

MS-7751


Size	Document Description	Rev
Custom	VRD12 - PWM-UP1618	2.1
Date: Monday, December 26, 2011		Sheet 36 of 51






CPU\_GFX:0.25-1.52

35A FOR CPU  
OCP:60A





**OCP:31.6A**



VTT_SELECT	
Ivy Bridge	1.0V
Sandy Bridge	1.05V

VTT_SELECT	
Low	1.0V
High	1.05V


VTT_SELECT Table	
Low	1.05V
High	1.0V



<b>MICRO-STAR INT'L CO.,LTD</b>			
<b>MS-7751</b>			
Size Custom	Document Description <b>VTT POWER- uP6113- 1Dr.Mos</b>	Rev 2.	
Date: Monday, December 26, 2011		Sheet	40 of 51




OCP:19A



VCCSA_VID	
Low	0.925V
High	0.85V

Low	0.85V
High	0.925V



**OCP calculate:**

$$(40\mu A * R597 - 0.4) / (Low Side R_{dson}) = OCP$$

$$(40\mu A * 12.1K - 0.4) / 4.5m\Omega = 19A$$

$I_{ripple} = 2.12A$   
 $5 \times 1 = 5A > 2.12A$

3.8A



Size Custom	Document Description <b>CPU_SA - uP6113 1-Phase</b>
Date: Monday, December 26, 2011	Sheet

Rev  
2.1





PCH Power:1.05V  
PCH Core 6.2A+1.8A=8A  
6.2A FOR PCH  
1.8A FOR ME CORE

OCP:20.7A


OCP calculate:  
 $(40\mu A * R385 - 0.4) / (Low Side Rdson) = OCP$   
 $(40\mu A * 13K - 0.4) / 5.8mohm = 20.7A$

Tripple=1.80A  
5\*1=5A>1.80A






## 5VDIMM FOR DDR




5VDRV1看VCC5起來6~10ms後起來, 因為當初挑power

## VCC1\_8REF




## 3VSB\_WAKE



$$R2 = R1 / [(V_{out}/0.8V) - 1]$$

## 3VSB


0.146A




## UPI VOLTAGE CONSOLE

0x20:RH=10K,RL=OPEN

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%




## USB MODE



## 3VA



20mA



MICRO-STAR INT'L CO.,LTD

MS-7751


Size	Document Description	Rev
Custom	ACPI controller UPI	2.1
Date: Monday, December 26, 2011	Sheet 45 of 51	




Simulation




Mounting Holes



Optical Fiducial Marks-120



OPT	Configure	BOM	Function
		601-7751-04S.001	Z77A-GD65 4*DDR3+3*PCI-Ex16,4*PCI-Ex1,+4*SATAII+4*SATAIII+1394+10*USB2.0+ 4*USB3.0+HD 8Ch Audio+HDMI+DVI+Gb LAN,Hi-C CAP,EuP,RoHS



MICRO-STAR INT'L CO.,LTD

MS-7751

Size Custom

Document Description XDP / Manual Parts


Rev 2.1


Date: Monday, December 26, 2011

Sheet 46 of 51



Close to EC11





MICRO-STAR INT'L CO.,LTD		
MS-7751		
Size Custom	Document Description EMI CAP	Rev 2.1
Date: Monday, December 26, 2011		Sheet 47 of 51